Introduction
Aggressive statistical timing and synthesis tools are used to optimize the clock rate of high performance circuits. It was shown [l] that many paths in optimized circuits have a propagation delay close to the maximum circuit delay. To assure a high quality level of those circuits, delay testing becomes mandatory. Detecting a delay fault requires two distinct input vectors (V, W ) . First, the initialization vector V is applied to the circuit. After all signals have assumed their initial value, the propagation vector W is applied and the circuit outputs are sampled at clock speed.
Two main problems are associated with delay fault models leading to high costs of testing. First, long test sequences may be required to detect all testable delay faults. In large circuits the latter may hold even if test set reduction techniques are utilized. Second, expensive testers are required to apply the delay tests at normal clock speed to circuits.
An alternative technique is BIST which provides a low-cost test solution by building the tester inside the chip. To exploit BIST for delay fault testing, several BIST schemes targeting the generation of two-pattern tests have been proposed in the literature. These schemes differ with respect to the achieved fault coverage, the area overhead and the test length.
Exhaustive BIST test pattern generators (TPGs) A pseud-exhaustive transition test using a 2n-stage linear feedback shift register (LFSR) for an n-input CUT was proposed [3] . The test length of this method is 22" -1. To reduce the test length to n .2", pseudoexhaustive adjacency testing (PEAT) was introduced [6] . PEAT gives a maximum robust path delay fault coverage [7] , but due to an n-stage non linear feedback shift register (NFSR) and an additional n-stage register its area overhead is high. Recently [5] it was shown that a multiple input signature register (MISR) with only n stages allows an exhaustive two-pattern test in pipelined circuits.
To shorten the test time, m-stage LFSRs that provide a maximum test pattern-pair coverage with TPG size m < 2n were identified [4] . However, the achievable robust delay fault coverage can only be determined via fault simulation in a post processing step. If the fault coverage is poor, further selection steps with increased TPG size may be required. A quite different approach to test set reduction is based on a pre-determined set of two-pattern tests detecting all testable delay faults [3, 5] . In [3], the feedback function of an NFSR is designed to generate a given set of test pattern pairs. The time consuming determination of the NFSR, however, limits its applicability. In [5] it is proposed to calculate a minimum number of MISR input vectors such that the state sequences generated by the MISR include the pre-determined test set. The MISR input vectors are computed by clique covering.
In this paper a sophisticated test set reduction technique based on [5] is proposed. It starts from a given set of two-pattern tests. In particular, it will be shown that the determination of a minimal number of MISR inputs is a set covering problem rather than a clique covering problem. The set covering problem is efficiently solved using Binary Decision Diagrams (BDDs) [8] in all steps. Experimental results reveal that the test length can be reduced drastically compared with exhaustive testing. Our technique combines complete delay fault coverage with a small test length and low area overhead.
The paper is organized as follows. Section 2 contains some preliminaries on Boolean functions, BDDs and MISRs. The problem formulation and our solu-tion strategy is given in Section 3. Our BDD-based approach is presented in detail in Section 4 and 5. In Section 6, experimental results are discussed. We give conclusion and directions for future work in Section 7.
Preliminaries

Boolean Functions
We is primitive [9] . The sequence of 2" -1 states generated by the MISR with input vector d is called maximum length sequence (MLS) Sd.
Another important property was also proven in [5] : (2) and the primitive polynomial fo(c) = c3 @ c @ 1. 
Test Application
Since the test length of an exhaustive two-pattern test, as shown before, is 2"(2" -l), a test set reduction method is required. In general, only a fraction of all constant input vectors are needed for complete fault coverage. Our algorithm described in the following sections determines a minimal number of inputs d such that the generated Sd's detect all testable delay faults in a given CUT. Fig. 3 shows the test application.
For each input vector d, the MISR generates 2" -1 test pattern pairs applied to the CUT.
If there is no direct access to the MISR inputs (e.g. in a piplined data path), each calculated input vector d has to be justified through the previous circuit C (see Fig. 3 ). The resulting vector i is serially loaded into the previous MISR and held constant for 2" -1 clock cycles. To accomplish this, either two clocks with different periods or an additional mode is required to freeze the content of the previous MISR. As will be described in Subsection 5. 
Problem Formulation and Solution Approach
Let M t e s t = { t p l , . . . , t p m } with tPj = (vj, Wj) be a set of deterministically generated two-pattern tests which detect all testable delay faults in the CUT. Then the problem is: [5] . First, no systematic method is given to compute permissible MLSs. Second, the covering problem is formulated as a minimum clique covering problem. There is a node for each two-pattern test, and an edge between two nodes if the corresponding two-pattern tests are contained in one MLS. However, the twopattern tests of a clique are not necessarily contained in a single MLS. Therefore, each clique found by minimum clique covering actually must be checked if its two-pattern tests are contained in a single MLS, and if not the clique must be postprocessed. Furthermore, even medium-size circuits have more than a thousand two-pattern tests and millions of possible MLSs such that explicit covering techniques would hardly succeed. Figure 4 sketches the effect of both stages of our algorithm. The horizontal dimension displays the length of a single MLSs, the vertical dimension the number of MLSs needed for complete robust delay fault coverage. The whole rectangle represents the test length of an exhaustive two-pattern test as mentioned in Subsection 2.2 and shown in Fig. 2 .
Solving the first stage, i.e., calculation of permissible MLSs for each two-pattern test, makes it possible to choose an arbitrary permissible MLS for each twopattern test. This would reduce the test length from
The problem can be solved in two stages. 
Generation of All Permissible MLSs
In this section we show how to implicitly compute the set of all permissible MLSs for a two-pattern test, using the characteristic function of the MER.
As shown in Equ. 
There are two permissible MLSs for t p j : Sill and So01 , thus PkLs = {Sooi, Siii}. Obviously, we have to solve a set covering problem. In the table associated with this set covering problem, there is a row for each test pattern pair t p j and a column for each d-vector. The set covering problem is to find a minimum cardinality subset of columns that cover all the rows [lo] .
Implicit Set Covering
We know of two BDD-based algorithms for a set covering problem where the rows of the table are given by functions, as it is the case with the pfunctions in our problem. The first [ll] tackles the more general binate covering problem. However, each column of the covering table is represented by a variable, which is not applicable in our case where the number of columns is 2 " . An exact set covering algorithm was proposed in [12] in a different context. In our case, the entries of the table depend on the particular two-pattern tests which are determined by automatic test pattern generation (ATPG). Since ATPG methods usually do not provide an optimal test set with respect to size and a maximum number of don't cares, the optimality of an exact set Therefore we use a computationally inexpensive heuristic algorithm to find a minimal column covering. Our set covering algorithm is characterized by three steps. First, we exploit row dominance. We then determine essential columns [lo] , which is not described here due to space limitations. Finally, the resulting table is covered greedily by columns which cover a maximum number of rows. All steps are performed with BDDs.
Exploiting Row Dominance
The test pattern pair t p j associated with row j is said to dominate test pattern pair t p k associated with row k, if each MLS permissible for t p j is also permissible for t p k . The dominance relation between test pattern pairs can be expressed using the pfunctions: t P k 5 t P j a ( P f j (dl + P f k ( d ) = l) (9) Dominated test pattern pairs are deleted because any d-vector which is in the onset of the pfunction p f j ( d ) of t p j will also be in the onset of the pfunction P f k ( d ) of t p k . Deleting dominated test pattern pairs reduces the problem size without sacrificing optimality.
An example is shown in Table 1 . Twelve test pattern pairs tp, = (4, W j ) have been generated deterministically for the circuit shown in Fig. 5 of [5] . The respective 4 and W j patterns are given in column 2.
The truth table of each p f j ( d ) is shown in column 3 as a row vector, where the leftmost value is p f j (000). For example, pf1(000) = 1 and pfl(ll1) = 0. Note that t p 6 is the example given at the end of Section 4. The complete column 3 represents the table of the set covering problem. The row dominance relations are given in column 4. Nine of the twelve test pattern pairs are dominated so that only three pattern pairs need to be considered in the following step of the set covering. The resulting table after exploiting row dominance is shown in Tab. 2. Three columns are necessary to cover the remaining three rows.
Selecting a Maximum Column
To determine a column which covers a maximum number of rows, the covering matrix is constructed as a BDD. Let there be m dominating p-functions after exploiting row dominance. We assign a unique code c E BZ, z 2 [ld ml to each of these p-functions. Then, the function C M representkg the covering matrix is   C M ( c , d ) = C c j . p f j ( d ) .
The maximum covering column is determined as suggested in [13] . The variables in d must be ordered before the variables in c . Let the variables in d have index 0, . . . , n -1, and let the variables in c have index 2 n . By top-c-nodes we denote the set of BDD nodes which have an index 2 n and at least one predecessor with index < n.
For U, E top-c-nodes, let hj(d) be the function having as its onset all those d-product terms which correspond to paths from the root node of the BDD to The density p is calculated for each BDD node uj E top-c-nodes. We choose uj E top-c-nodes such that the density of its function, i.e. p(BDD(uj)), is maximum. Since all d-minterms in the onset of hj(d) cover the same rows, we arbitrarily select one of these minterms. This minterm d defines the MLS Sd, which is assigned to the solution set M M L S .
The rows covered by the selected column are removed, i.e., the function C M is updated, and the next maximum covering column is calculated.
Justifying Constant Input Vectors
If each d-vector must be justified through the previous circuit C as described in Subsection 2. 
Experimental Results
To evaluate our method, we used ISCAS-85 and ISCAS-89 benchmark circuits as well as some industrial examples. Only the combinational parts of the circuits were used. The second column of Table 3 shows the number of inputs #Inputs= n of the circuits. Since the test length for each calculated input vector d is 2" -1, test application time can become too large for circuits with n > 30 inputs. Therefore, only circuits with n < 30 have been selected.
In a first step, we determined robust two-pattern tests for all path delay faults using DYNAMITE [15] .
The number of generated two-pattern tests, #TPs= IMtestl, is given in column 3. Note that the random assignment of values 0 or 1 to the don't cares after ATPG was omitted to make many MLSs permissible for a two-pattern test.
In a second step, we computed the permissible MLSs as described in Section 4 for each two-pattern test. Then, row dominance according to Equ. (9) was exploited. The resulting number of dominating twopattern tests, #Rows, is given in column 4 of Table 3 . Solution of the set covering problem, as discussed in Section 5, yields a minimal number of maximum length sequences #MLS = IMMLSI which is given in column 5 . Except for circuit ind2, the final number of MLSs is always below 100. It can be seen from the result table that most of the reduction from IMtestl to I M M L~~ is due to the initial exploitation of row dominance.
Column 6 displays the quotient 2"/#TPs, which is the test length reduction achieved by the first stage of our BDD-based algorithm as shown in Fig. 4a ). This value ranges from below 3 for s27 up to over lo5 for ind3. Apparently, the reduction is more drastic for circuits with a large number of inputs.
Column 7 shows the average number of two-pattern tests per maximum length sequence, #TPs/#MLSs, which is the test length reduction obtained by the second stage of our algorithm as shown in Fig. 4b ). The reduction ranges from 6.3 for ind2 up to 46.5 for ind3. We can conclude that both stages of our BDD-based algorithm significantly contribute to a reduction of the test length. The last two columns show the CPU time in seconds on a DecStation 5000/200 (22 MIPS) spent for ATPG and our BDD-based calculation of a minimal set of MLSs.
A comparison of the number of MLSs for s386 and s444 illustrates that a smaller number of two-pattern tests need not cause a smaller number of MLSs. The final number of MLSs also depends on how many permissible MLSs exist for each two-pattern test: experimental data reveals that the average density of the dominating pfunctions of s386 is 0.024 while the average density of the dominating pfunctions of s444 is 0.093, i.e., almost four times as large. Maximizing the number of don't cares in the test patterns can therefore be viewed as an additional objective during ATPG.
Conclusion
We have developed a new BIST method for the detection of delay faults. The method is based on a MISR generating a maximum length sequence of patterns for each constant input vector.
The test length is determined by the number of patterns of a maximum length sequence and the number of constant input vectors. In this work, we concentrated on minimizing the number of constant input vectors. Using deterministically generated two-pattern tests, we calculated the set of permissible maximum length sequences for each two-pattern test. The calculation is performed implicitly with BDDs. 556.8 680. 2  Table 3 : Calculating the minimal cardinality set of MLSs We obtain sets of permissible maximum length sequences and use a BDD-based set covering algorithm to compute a minimal number of maximum length sequences, and thus a minimal number of constant input vectors. If each of these input vectors is held constant while the MISR cycles through its maximum length sequence, complete fault coverage is obtained in the circuit under test.
Our approach can be summarized as follows. First, because a n-stage MISR is used in our BIST approach, area overhead is low compared with other approaches which require a 2n-stage test pattern generator. Second, the use of deterministically generated two-pattern tests allows complete delay fault coverage with moderate test length. Finally, to handle the huge number of permissible maximum length sequences, the computation is based on efficient implicit BDD-techniques.
So far we only considered the vertical dimension of Fig. 4 to reduce the test length. As each maximum length sequence consists of 2" -1 patterns, our a p proach is still confined to circuits with less than 30 inputs. To be able to also handle large circuits without partitioning, our future work will focus on the horizontal dimension of Fig. 4 . This means that we will try to determine a set of sequences of length < 2" -1 such that the test length, as given by the shaded area in Fig. 4 , is minimized.
